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CHAPTER I 
HISTORICAL 
In the modern MOS VLSI design, simulation is an important and necessary 
step in a digital circuit design process. Designers use simulation tools to predict 
and verify their designs' performance and function. Thus they are able to find 
errors early in the design cycle rather than after the expensive and time-consuming 
step of manufacturing. The design-simulation-redesign cycle has been substituted 
for the design-manufacture-redesign cycle, which efficiently reduces the design 
period and the cost of manufacturing prototypes. Simulation is significant in the 
design procedure. Therefore, well-designed computer simulation tools are 
extremely important. A good simulator (simulation program) should give a 
designer reliable close-to-real results. 
Different simulators are applied in different design stages. In the function 
design stage, programs such as Adlib-Sable [01] verify the functional aspects of a 
design. But they are not able to supply time verifications to users. In the conven-
tional circuit analysis stage, simulators such as AST AP [02] and SPICE [03] give 
detailed analogic results of a circuit by solving coupled differential equations. The 
disadvantage is that they consume enormous computer CPU time when they 
simulate large size circuits. In between these two types of simulators, several 
logic level simulators [04, 05] have been developed for handling very large scale 
digital circuits. An example of the logic level simulator is RSIM [06], an MOS 
digital circuit simulator designed by Christopher Jay Terman at the Massachusetts 
Institute of Technology in 1983. A digital circuit can be described in terms of 
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behavioral-level [07], register-transfer-level [07], gate-level [07], transistor-level 
[07], and switch-level models [01, 07, 08]. Various models might be used for dif-
ferent simulators. Among logic level simulators, the RC switch-level model has 
been widely adopted since the model uniformly represents MOS device circuits 
well and may predict the circuit delay time with acceptable accuracy. Also accord-
ing to Tsao [07], simulation modes can be classified as unit-delay mode, 
multiple-delay mode [09], timing mode [10] and the mixture of these modes [11]. 
The unit-delay mode verifies the logic of a circuit only. It does not supply any tim-
ing information at all. The multiple-mode presents logic levels by 0, 1, and X 
(unknown), with some precalculated rise and fall delays. The timing mode is a 
simplified form of a conventional circuit analysis program such as ASTAP and 
SPICE. The mixture-mode is the combination of the three modes described above. 
As in the example above, RSIM is the switch-level multiple-delay simulator. It 
uses the event-driven algorithm to simulate a digital circuit as a switch-level RC 
network, and it predicts the time delay using the effective resistance Reff· 
In a switch-level RC network, an MOS transistor can be modeled as a switch 
with a series resistor [06]. The switch has three states: open, closed, and 
unknown. All three states are controlled by a normalized gate voltage, V gs. Vol-
tage levels can be normalized by 1, 0, and X. 1 indicates the voltage level above a 
preset high logic threshold voltage and beyond 5 volts. 0 indicates the voltage 
level above 0 volt and beyond a preset low logic threshold voltage. X represents 
an unknown voltage level which is above the low logic threshold voltage and 
beyond the high logic threshold voltage. For instance, a single transistor with a 
load capacitor in Figure 1-l(a) can be modeled in Figure 1-l(b). When Vgs=l, the 
switch is closed and R=Reff. When V gs=O, the switch is open and R=oo . The 
switch is in an unknown state if V gs = X, meaning that the R is in the range 










Figure 1-1. An MOS transistor is modeled as a switch with a series 
resistor in the switch-level model 






Figure 1-2. The circuit used to demonstrate RC time constant predict-
ing the instantaneous terminal voltage V c 
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Reff is called an effective resistance [06, 12], more accurately, an effective 
channel resistance. An effective resistance differs from the actual resistance since 
4 
it is physically unmeasurable. For instance, the circuit in Figure 1-2 has a time 
constant RC. R and C are values of the physical resistor and capacitor in the cir-
cuit. The time constant RC is used to predict the instantaneous voltage value of 
Vout· 
TABLE I 
THE TERMINAL VOLTAGE OF A SINGLE RC CIRCUIT IS 
AN EXPONENTIAL FUNCTION OF t/RC 
t= II Yout= 
~ 
s 
2RC II 0.865V8 
3RC II 0.950V s 
4RC 0.982V8 
5RC 0.993V8 
If we define the time 't when Yout reaches the value 0.865V8 , 't is equal to 2RC. 
This time can be expressed by 't=Reff*C. In this case, 't = Reff*C = 2RC and 
Reff= 't/C = 2R. Reff is defined by a user and used to predict delay times as mul-
tiple of the RC time constant. Of course, it could be a fraction of the RC time con-
stant too. 
'tctelay = Reff*C (1.1) 
A digital circuit can map to a switch-level RC network by mapping MOS 
transistors to associated effective resistances. A look-up-table of effective resis-
tance values, indexed by different sizes and types of transistors, is one method for 
calibrating such a model. The table is typically obtained from SPICE simulation of 
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different sizes and types of transistors. The principle of calculating effective resis-
tance is to measure a charge time 'tc or a discharge time 'td of a capacitor CL, 
charging or discharging through an MOS transistor. The effective resistance is the 
ratio of 't over CL. To find the effective resistance for an n-type transistor, SPICE 
analyzes the transistor at V gs = 5V discharging a capacitor CL until the voltage 
across the capacitor CL drops down to a logic threshold voltage. Here the power 
supply V dd is 5V, and the logic threshold voltage is 2.5V. The capacitor CL is set 
to 5V initially. The discharge time 'td is analyzed by SPICE, and the effective 
resistance Reff is defined as Reff='td/CL. Figure l-3(a) shows the circuit used by 
SPICE to analyze the discharge time 'td· Figure 1-3(b) shows the plot of the termi-
nal voltage V c versus time t. 
Similarly, SPICE analyzes a p-type transistor at V gs= OV charging a load 
capacitor CL until the voltage across the CL rises up to a logic threshold voltage 
2.5V. In the similar way as the n-type transistor analysis, the power supply is V dd 
5V, and the CL is initially set to OV. The charging time 'tc is analyzed by SPICE. 
The effective resistance is Reff='tcfCL. Figure 1-4(a) shows the circuit used by 
SPICE to find the charging time 'tc. Figure l-4(b) is the plot of V c versus time t. 
Richman et. al. [12] have applied the effective resistance for automatic 
transistor sizing and critical delay path analysis. However, they obtained the 
effective resistance value by measuring pair delay of a different sized and loaded 
inverter chain. 
An RC tree is the base structure of a switch-level RC network model. An RC 
tree [13] is a network which contains resistors and capacitors only and is defined 
as following: 
(1) A lumped capacitor between ground and another node is an RC tree. 








Figure 1-3. (a) The circuit used for finding effective resistance of an 
n-type transistor. (b) Terminal voltage V c versus time t 
(2) A lumped resistor between two nonground nodes is an RC tree. 
(3) An RC line with no de path to ground is an RC tree. 
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(4) Any two RC trees with common grounds and one nonground node from each 
tree connected together is a new RC tree. 
(5) No resistor loop exists and all capacitors are grounded in an RC tree network. 
Three elements of an RC tree is shown in Figure 1-5. 
Rubinstein et. al. [13], Lin et. al. [14] and Zukowski [15] have mapped the 
MOS circuit into an RC tree network to estimate a signal delay in the circuit. In 














Figure 1-4. (a) The circuit used for finding effective resistance of a p-








Figure 1-5. Elements of an RC tree (a) A lumped capacitor (b) A 
lumped resistor (c) An RC line 
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8 
ferent resistance values according to its operating states. When a transistor is 
turned on, it maps to a nonlinear resistor with the resistance R =V els /Ids. When it 
is turned off, it maps to an infinity, R=oo. The sum of gate and interconnect capa-
citances maps to the lumped capacitances of the RC network. For example, a 
long and wide poly wire contributes significant capacitance to an RC tree. 
In an RC tree network, the delay time of any node can be found by adding 




In the example of Figure 1-6, the delay time of the output node can be expressed 
as 
'tout=( R1 +R2+R3+~ C4+( R1 +R2+R3J C3+( R1 +Raj C2+R1C1 
However, in all cases the more accurate the R used, the more accurate the delay 
time will be. 
RI R2 R3 R4 
- out Io 
ICI IC2 IC3 IC4 
Figure 1-6. The example of an RC tree network 
RSIM begins its logic network simulation when a user changes the value of 
an input node. In RSIM, any node given a value by a user is treated as an input 
node with zero impedance. Starting from an input node, RSIM analyzes a network 
stage by stage using MOS transistor's switch-resistor model. A stage, according 
to Terman [06], is a subnetwork where its inputs are isolated from its outputs, or a 
9 
searching point reaches a zero impedance source or drain node. An example of a 
four stage network is shown in Figure 1-7. The change in a node's logic value 
causes RSIM to analyze a stage. RSIM calculates the transition or delay time by 
estimating the length of the time required to charge or discharge the node's capaci-
tance. 
Another term event is also used in the logic simulation. In RSIM [06], an 
event is defined as a packet which contains the name of a node, its new logic level, 
and the estimated time in which the transition to the new value occurs. RSIM 
keeps a list of pending events in a time sequence, with the earliest event first. A 
new event is generated and stored on the event list when processing new input 
values causes a node to change its value. After all inputs have been processed, 
RSIM returns to process events on the event list, starting with the earliest event 
first. For each event, the new value contained in the event packet is assigned to the 
specified node. Then, all stages affected by this node's new value are analyzed 
and new events are generated during the analysis. These new events are inserted 
into the event list. RSIM continues processing events until the event list is empty. 
The network, at this point, is said to have settled, and the new input values have 
been completely propagated through out the network. 
The logic network in Figure 1-7 is used to demonstrate RSIM' s logic simula-
tion procedure. The network consists of four CMOS inverters in the series. Figure 
1-7(a) presents this network's logic diagram. The network can be divided into four 
stages. Figure 1-7(b) shows its circuit diagram. In the diagram, M1, M3, Ms, and 
M1 are p-type transistors; M1, ~. M6, and Mg are n-type transistors. C2, C4 , 
and C6 are gate capacitances, each of which is associated with a pair of p- and n-
type transistor gates; C 1. C3, and Cs are interconnected capacitances distributed 
by poly or metal layers which connect the output of an inverter to the input of the 
10 
following inverter. C7 is the load capacitance driven by the last inverter. 
~-{>o±---{>±----f>rb 
IC1+C2 IC3+C4 IC5+C6 IC7 
B 
D 
Figure 1-7(a). The logic diagram of a four-stage inverter chain 
B c D E 
C2 C3 IC4 :cs C7 
Figure l-7(b). The circuit diagram of a four-stage inverter chain 
If a logic 1 is applied to node A, node A has a logic transition. This new logic 
level will propagate to each node through out the entire network. Corresponding to 
this transition, RSIM schedules five events to set nodes A, B, C, D and E to new 
logic levels during the stage by stage analysis. In RSIM, the event delay time is 
defined as: 
11 
event delay = Reff*C1oad. 
The following is RSIM' s logic simulation procedure. 
Event #1: Node A is set to 1 by a user. The simulator calculates all stages 
affected by A. In this case, only the stage containing node Bis effected. 
In the first stage, node A is an input node since its new logic level 1 is set by the 
user. As this new level turns the transistor Mi off, the switch Ki opens. Con-
versely this new level turns the transistor M1 on while the switch K1 in the model 
closes. The logic level at node B is pulled down by the transistor M1. A suitable 
resistance value R1 is used to model the transistor M1. The value R1, according to 
the transistor's width, length, and type, is chosen from the calibrated resistance 
table. In this stage, node B is the only node affected by the transition occurring at 
node A. Figure 1-8 shows the model of the first stage of the inverter chain. The 
logic level at node Bis pulled down to 0 by the transistor M1, which causes event 





I- - -K2- -
Figure 1-8. The switch-level model of the first stage of the four-stage 
inverter chain 
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Event #2: Node B changes level from 1 to 0, causing the stage containing C 
to be analyzed. t12 = Reff2 * (C1 + C2). 
The logic level 0 appears at node B which causes the transistors M3 to be turned 
on and M4 to be turned off. The logic level at node C is pulled up by the transistor 
M3. An effective resistance value R3 is used to model the transistor M3. Figure 
1-9 shows the model for the second stage. The occurrence of event #2 lags behind 
the occurrence of event #1 by a time delay t11. RSIM estimates this time delay by 
multiplying R1 by (C1+C2) or t11 =R2*(C1+C2). Since the transistor M3 has 
been turned on, it pulls the logic level at node C up to 1 which causes event #3 to 
happen. 
Event #3: Node C changes level from 0 to 1, causing the stage containing 
D to be analyzed. t13 = Reff3 * (C3 + C4). 
Event #4: Node D changes level from 1 to 0, causing the stage containing 
E to be analyzed. t34 = Reff6 * (Cs + C6). 
Event#S: Eis set to 1. Node E does not affect any more stages, so no more 
events are added to the event list. 4s = Reft7 * C7. 
At this point, the event list is empty, and the network has settled. The time gap 
between event #4 and #5 is 145. Figure 1-10 shows the waveforms for the simula-
tion example. 
The value of an effective resistance Reff is a function of the ratio of a 
transistor's width W, length L, the initial drain to source voltages V dsi• and the 
final drain to source voltage V dsf· The value is associated a step input which is 
applied to the transistor's gate. If the gate voltage does not switch instantly, the 
equivalent mapping the effective resistance to an MOS transistor is not sufficient. 
A linear ramp approximation to actual input waveform has been suggested [16]. 






R4 IC3 IC4 
I 
~-X"-_f_ 
Figure 1-9. The switch-level model of the second stage of the four-

















~---'!""'w' M5 ~ 
I 
EVENT 1 2 3 4 5 
Figure 1-10. The diagram of the event delay time 
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simulation. The result shows that the equivalent channel resistance is larger than 
the effective channel resistance. 
As Tsao pointed out, the switch-level multiple-delay simulation method 
"suffers from two major problems: linear resistance approximation and algo-
14 
rithmic limitation... In addition, the dynamic effects of the circuit, such as input 
state dependency and internal state history, are not modeled accordingly." [01] 
Also, Richman announced "the effect of variations in input rise and fall time on 
the gate delay must be incorporated ... " [12]. Therefore, a reliable MOS 
transistor's resistance model which incorporates dynamic input effects is 
requested to be developed. We name our dynamic channel resistance model as 
quasi-static resistance. It is denoted by Rquasi. The slope of a ramp input is 
denoted by l{f. Incidentally, we call all transistor parameters (W, L, Vth, and tox, 
etc. as system parameters. In other hand, we call the ramp slope l{f, load capaci-
tance CL, and final gate voltage as local parameters. 
This thesis develops the MOS transistor's dynamic resistance model using the 
de characteristic equations 1.3, 1.4, 1.5, and 1.6 [17]. 
(1) when Vgs ~Vth 
Ids =0 
(2) when V gs - V th ~ V ds 
I,i, =K[ (Vgs -Vth)- ~ Va1 V c1s 
(3) when Vgs -Vth <V ds 
K 2 








The dynamic resistance model is developed from a simple R-C discharging 
circuit shown in Figure 1-11. In this circuit, CL is a capacitor preset to the power 
supply voltage V dd· and R is a resistor with unknown value. The discharge 
current I is a function of dv I dt, the change ratio of the capacitor terminal voltage. 
I 
R CL 




Figure 1-12. The circuit used to define a p-type transistor's quasi-static 
resistance 
Thus we have the following fundamental equation: 
dv 
I=-CL dt 
If we vary 1. 7, we have the equivalent formula as in the following: 
dt=-C dv L-
I 









It is the delay time we defined earlier. The resistance R can be easily found by 
using the definition R=t/CL. In the case of a charging circuit in Figure 1-12, we 
can obtain the same result for the discharging case. 
Since we have 1.9 for the delay time tdelay and also the equations for I, which 
are MOS transistor's de characteristic equations. This is the start of dynamic resis-
tance model development. 
CHAPTER II 
MODEL FORMULATION 
Then-type MOS transistor resistance model is derived in this chapter. The 
same derivation also applies for the p-type MOS transistor. For simplicity, only 
n-type MOS transistors are considered below. 
If we replace the resistor R in Figure 1-12 by an n-type MOS transistor M, we 
have a circuit shown in Figure 2-1. The capacitor CL is precharged up to the 
power supply voltage V dd and then conditionally discharged by the transistor M. 
The discharge current IL is controlled by the gate voltage Vin which is a ramp 
input in our experiment. It obeys the MOS transistor's I-V characteristic equations 
for the region of the transistor's operation. We repeat the MOS transistor's de 
equation here again for convenience. 
(1) when Vgs <Vtll 
Ids=O 
(2) when Vgs - V tll s;v ds 
K 2 
Ids= T(V gs - V tll) 
(3) when V gs - V tll > V ds 
[ ~ Ids =K (Vgs -Vtll)-21 Vcts 
K= WµnCox* 
L 






G !'~ CL s 
V8s 
Figure 2-1. The experiment circuit used to develop the dynamic resis-
tance model of an n-type MOS transistor 
From Figure 2-1 *, we can write the basic equation 2.5 for that circuit. 








Integrating both sides of 2.5b, we obtain 2.6, the delay time which we have 
defined before. 
dVds 
tsar =-CLJ lds(sat) 
dVds 
tlin =- CLf lds(lin) 
tdelay shown in Figure 2-2 is the sum of !off, tsat, and tlin. 
(2.6a) 
(2.6b) 
2. 7 is the expression 
for tdelay· toff is the time period from zero to the time when Ygs reaches Vth. tsat 
is the time period from V gs = V th to V gs - V th = V ds. tlin is the time period from 
V gs - V th = V ds to V ds = V dsf. V dsf is defined as the end point voltage. The total 
d 1 . . d h . . R tdelay e ay time is tdelay an t e resistance IS quasi = 
CL 
*The back-bias voltage is VBB = 0 in this experiment. 
lilelay = loff + tsat + tlin 
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Ids has different expressions in the different operational regions, each will be 
discussed separately. 
1. Cutoff Region 
In the cutoff region, the n-type transistor is turned off and Ids = 0. Since there 
is no discharge current, IL = 0, V ds remains a constant value, V dd, through this 
region. The time for this period is loff and can be calculated using 2.8. 
Vth T 
toff= vdd 
2. Saturation Region 
(2.8) 
From 2-2, in the saturation region, the drain to source current lcts is only 
dependent on the gate voltage. Since the V gs is a ramp input in our experiment, it 




Vgs =1 Yctct 
O<t=s;T 
t>T (2.9) 
We can rewrite 2.2 as the following: 










Substituting 2.10 into 2. 7, we obtain 2.11 as the second term of the right side of 
2.7. 




tsat = _ 2CL f dVds 




Because 2.11 has a time variable t in the right side of the equation, it is difficult to 
integrate. Charge analysis is used to estimate this integral. 
Since there is always an existence of the intersection time ts1. At time ts1, the 
following condition is satisfied: 
Vgs-Vth =Vds 
At this point, the transistor's operation region changes from saturation to linear at 
time tsI· Figure 2-3 shows this transition time. Three possible locations for t51 in 
time are 0 < t51 < T, ts1 = T, and ts1 > T illustrated in Figure 2-3. If ts1 can be found, 
then the time period tsat is the difference of ts1 and toff. 
In the case of Figure 2-3(a), 0 < t51 < T, V gs varies with time t. At time tsi, 













Figure 2-3(a). The transition happens before T, t81 <T 
Q 




Q is the charge discharged from CL by the transistor M during the time from toff 
to t81. Q can be calculated by using 2.13. 
t Kt[y l2 
Q = L Idsdt = 2 L ;d t- v th dt 
Substituting 2.8 into 2.13, which is 2.14. 
K t [ V dd V dd ~ 2 Q=-J -t--tor dt 
2torr T T 
= K ( V dd )2 J[ 1 - lo~ 2 dt 






Combining 2.8, 2.12 and 2.14, we have a monotonic equation 2.15. 2.15b can be 
solved by bisection method.* 
~s=vdd _ __!_ ~ s 3 v [ v j 2 
T 6CL T 
(2.15a) 
Kvdd s3 + .ls-1 =o 
6CLT2 T 
(2.15b) 
Solving 2.15b, we obtain the time t=tsi. also we obtain the drain to source voltage 
V dsi at time 1st using the value 1st and 2.16. 
In this case, 
V dsi = V dd _ Q(tst) 
CL 
tsat = 1st - !off 
V dsi = V dd _ Q(Tst) 
CL 




The second case in Figure 2-3(b) is a special situation of the first case. Which 
IS 
1st = T where tsat = T - !off (2.19) 
Yctsi = Yctct -Vth (2.20) 
In the last case, tst =T+Lit as shown in Figure 2-3(c). When Lit~O, Ygs is a 
constant(V gs = V dd). During time Lit, an amount of charge Q1 is discharged from 







lsat = T - lotr 





Figure 2-3(b). The transition happens at T, ts1 =T 
lsa1 = T - !Off + At 
v 
r-~~~~~~~~~~--:: ...,..c...'.'."'f'"!:..:---~---------------







Figure 2-3(c). The transition happens before T, ts1 =T 
the capacitance CL. Since Q1=LiVdsCL, Vds(ts1)=Vdd-Vth 





={[veld- 6~L [ v;d~ \T-torrl~ -(Vdd-vthtcL 
={ vth- 6~J v;f ~tcL 
=r: locr- 6~J V;f ~tCL 
vdd [ K vdd 31 =- torr---s cL 
T 6CL T 
Here S = T - torr. And the time L\t can be obtained by 2.22. 
~t= Q1 
Ic1s 
vdd [ K vdd 1 - toff---s CL 




vdd [ K vdd 1 - loff-----s CL 




Thus in this case, 
~ vdds3 
!off- 6CL T 
s2 




Vdsi = Vdd -Vth. 
3. Linear Region 
25 
(2.24) 
To find the time period tlin in the linear region is more complex than in the 
other two regions. Miller capacitance across the drain and the gate is induced 
when a MOS transistor operates in this region. The circuit in Figure 2-1 is 
redrawn in Figure 2-4 with the Miller capacitance included. A model for the 
Miller capacitance Cm is a function of V gs and V ds• which is expressed by 2.25 
[18]. 
(Vgs -Vth)2 
Cm= f3- f3 [2(V gs - V th)- V ds] 
= f3-f3 y,2 gs 
x2 
(2.25) 
We define V'gs = Vgs -Vth and X = 2(Vgs -Vth)-Vds for simplicity. And 2.26 is 
its derivative form [18]. 






Cm has a maximum value WLC0x /2 when V ds = 0 and a minimum value zero 
when Vds = Vgs -Vth [18]. 
According to Kirchhoff's current law, currents in Figure 2-4 must satisfy 
2.28. 




l I I G I 
IL 
~ !'~ CL 
Figure 2-4. The experiment circuit with Miller capacitance included 
Because of the nonlinear characteristic of the Miller capacitance, the current Im is 
not only dependent on the derivative of its terminal voltage V c,,,, and the deriva-
tive of Cm as expressed by 2.26. 
d 
Im =-dt[Cm(Ygs -Vds)] (2.29) 
=-[ :t Cm(Vgs-Vdg)-Cm :t V1 
d d d 
=- dt Cm Ygs-dtCm Vds-CmdtYds 
For simplicity, we assume V gs = 5V in the linear region. Therefore :t V gs = 0 in 
2.29. But it is not always true. In the linear region, Ygs may be still a part of a 
ramp as the case shown in Figure 2-3(a). Under our assumption, the ramp input 
jumps to 5V at time ts1 as shown by the dashed line in Figure 2-3(a). Which 
causes the drain current Id to be overestimated. However, according to our experi-
ments, ts1 is very close to T if the load capacitor CL is not extremely small. In 
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another word, the introduced error is not significant if the load capacitor is not too 
small. Substituting 2.25, 2.26 into 2.29, we have 2.30. 
V12 gs Ygs dV ds V12 gs Vds dVds 
Im =2f3 3 -d- -2f3 3 d x t x v (2.30) 
dV ds V 12 gs dV ds 
+f3<lt-f3 x2 <lt 




_ K y,2y 
-2XVds+2f3 gsgs dVds 
x3 <lt 
V12gsYds dVds dVds V12gs dVds 
- 2f3 3 dt+f3dt-f3 2 a-t x x 
(2.31) 
Manipulating 2.31, we obtain 2.32 which is the differential form for the time 
period tlin in the linear region. 
2(CL + f3) 2f3V 12 gs 
dt1in =- Krv dVds + 3 dVds 
~ ds Kx Vds 
(2.32) 
4f3V 12 gs 4f3V 12 gs V gs 
+ 4 dV ds - 4 dV ds 
Kx Kx Vds 
Integrating 2.32 in four parts, we have the delay time tlin in integral formulas as 
2.33, 2.34, 2.35, 2.36, and 2.37. In these formulas, Vdsi is the drain to source vol-
tage at time ts1, and V dsf is the final drain to source voltage such as a logical 
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threshold voltage chosen by designers. Also we define Xi = 2(V gs - V th) - V elsi and 
Xf = 2(V gs - V th) - V dsf for simplicity. 
tlin = t1in1 + tlin2 + tlin3 + tun4 
- 2(P +CL) vfdsr dV ds 
tlinl -- K XV els 
vdsi 
p+cL [vdsf dV els vdsf dV elsj 
=- f-+ f-
2KV'gs vdsi X vdsi Vcts 
=- p+cL ln[-X_iv_els_f] 
KV'gs XfVctsi] 
[~ [ 2WLC cJ [v8 l [ XiVelsrj =- - ox+ L n W~Cox 3 V1gs XrVctsi 
2pv ,2 gs v dsf dV ds 
tlin2 = K ~si X3V ds 
= PV1gs [vr dV els + 1 vr dV els 




dsr dV ds 1 v
5
dsr dV dsj 
4 V ,2 gs V dsi X 4 V ,2 gs V dsi V els 
L2V1gs 
= 3µn [ 
1 _J 1 [ 1 1] 





1 I [ XiV dsf } 
+ 2Vi2gs n XrVsdi 
A 2 vdsf dV 4,..,V, gs f ~ 
K 4 
vdsi X 
LiR 2 [ 1 _!_j =~V, gs -3 - 3 
3K Xr Xi 
8L
2 
2 [ 1 ~ =--V1 gs -3 - 3 
9µn Xr Xi 
Vdsf dVcts 
--~Vlg,Ygs J X4yds tlin4 - K v dsi 
2~ ~ v
5
dsr dV ds 1 v
5
dsr dV ds 
=--V'gsYgs --4-+ --3-
K vdsi X 2V'gs vdsi X 
vdsf dV vdsf dV 
1 J ds 1 J ds 
+ 3 --2-+ 3 --
4y, gs vdsi X gy, gs vdsi X 
vdsf dVcts 
1 J--+ 3 Ycts gy, gs vdsi 
--~v, v {_!_[_!__ _ __!__) + 1 [__!_---Y 





+ 1 [-1 _ _!_l + 1 In[ Xf V dsf } 
4V'2gs Xr Xi gy,3gs XiVdsi 
4 L
2 
{ 1 [ 1 _U 1 [ 1 1 ] 
=-3 µn V'gsYgs 3 Xf3 -;3] + 4V'gs Xr2 - x/] 
+ 3 [-1 _ _!_l + 1 In[ XrVdsf} 
4V12 gs Xf Xi gy,3 gs Xi V dsi 
Our dynamic resistance model is developed using the MOS transistor's de 
characteristic equations. The resistance value is predicted by the integral of 
dV dsflds. The model includes both local and system parameters. Therefore, it 
reflects the dynamic input effects. 
CHAPTER III 
MODEL COMPARISON AND ITS USAGE 
This chapter compares our dynamic model resistance to the SPICE level 1 
and level 2 evaluated resistances. In addition, the value of the quasi-static resis-
tance is defined and the event driven RC timing verification algorithm using the 
quasi-static resistance is presented. 
1. Model Comparisons 
First, we compare our model resistance to the SPICE level 1 evaluated resis-
tance. The comparison is listed in TABLE II through TABLE V. As we expected, 
the two types of resistances are in good agreement. In the SPICE level 1 evalua-
tion, parameters W, L, µ, and V th are defined as constants as well as they are in 
our model. Therefore, nonlinear effects such as channel modulation [19], velocity 
saturation [19], etc. are excluded. As a result, neither our model nor the SPICE 
level 1 evaluation traces the MOS transistor's behavior well. 
Secondly, we compare the SPICE level 1 evaluated resistance to the level 2's. 
The comparison is listed in TABLE II through TABLE V too. The level 2 
evaluated resistance differs from the level l's quite a bit. In the SPICE level 2 
evaluation, systematic parameters are involved, and W, L, µ,and V th are involved 
as nonlinear parameters. Therefore, all effects neglected in the level 1 evaluation 
are included in the level 2 evaluation. Of course, the SPICE level 2 evaluation 
result traces the MOS transistor's nonlinear characteristic nicely. From our obser-
vations, the difference of the level 2' s resistance and the level 1 's resistance is a 
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constant for a fixed SPICE deck, which states that the difference of the level 2's 
resistance and the level l's resistance is a nonlinear part, and this part is a con-
stant. Thus the level l's resistance can trace the level 2's resistance closely by 
adding this constant. Meanwhile the comparison shows that the effect of a ramp 
input does not involve the parameter's nonlinearization in the SPICE level 2 
evaluation, or the ramp input slope l{f does not show the nonlinearity. 
Next we compare our model's incremental resistances to the SPICE level l's 
and level 2's. Comparison is listed in TABLE VI through TABLE IX. In this 
comparison, the difference between two resistance values (one associates with a 
ramp slope l{f and the other associates with the ramp slope 1/0.0lns) is defined as 
the incremental resistance. From our observations, our model's incremental resis-
tance, the SPICE level l's, and level 2's incremental resistances are quite con-
sistent.* In other words, the comparison results clarify that the ramp input slope 
lff has the prime effect on the incremental resistance regardless of the nonlinear-
ity of the other parameters. 
Finally, we conclude all comparison results. The fact shows that our model 
resistance traces the SPICE level 1 evaluated resistance well, and the level 1 
evaluated resistance traces the level 2's resistance closely by adding a constant. 
Moreover, the incremental resistances of our model, the level l's and the level 2's, 
are very much consistent. Therefore a resistance associated with a ramp slope l{f 
can be calculated by summing a resistance associated with an infinitive slope and 
an incremental resistance associated with with the slope l{f. Thus we define the 
quasi-static resistance is 























A COMPARISON OF SPICE LEVEL 2, LEVEL 1 EVALUATED 
RESISTANCES AND THE MODEL RESISTANCE OF AN 
MOS TRANSISTOR WITH W IL = 8/3 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=8/3 
Rspc2 Rspc2 - Rspcl Rspcl Rmod -Rspcl 
(KO) (lffi) (Kn) (KO) 
5.0 2.9 2.1 0.3 
5.0 2.9 2.1 0.3 
5.0 2.9 2.1 0.3 
5.3 2.9 2.4 0.3 
5.6 2.9 2.7 0.4 
8.2 2.6 5.6 0.3 
11.5 2.5 9.0 0.2 
14.7 2.7 12.0 0.3 
TABLE III 
A COMPARISON OF SPICE LEVEL 2, LEVEL 1 EVALUATED 
RESISTANCES AND THE MODEL RESISTANCE OF AN 
MOS TRANSISTOR WITHW/L= 16/3 (µm/µm) 
M72M SPICE parameter CL= lpf W/L= 16/3 
Rspc2 Rspc2 - Rspcl Rspcl Rmod -Rspcl 
(KO) (KQ) (KO) (KO) 
2.5 1.4 1.1 0.1 
2.5 1.4 1.1 0.1 
2.6 1.4 1.2 0.1 
2.8 1.4 1.4 0.1 
3.2 1.4 1.8 0.1 
5.8 1.3 4.5 0.1 
8.9 1.5 7.4 0.2 











































A COMPARISON OF SPICE LEVEL 2, LEVEL 1 EVALUATED 
RESISTANCES AND THE MODEL RESISTANCE OF AN 
MOS TRANSISTOR WITH W/L = 5/5 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=5/5 
Rspc2 Rspc2 - Rspcl Rspcl Rmod -Rspcl 
(KQ) (Kn) (Kn) (KQ) 
10.0 4.8 5.2 1.1 
10.1 4.8 5.3 1.0 
10.1 4.8 5.3 1.1 
10.4 4.8 5.6 1.0 
10.7 4.8 5.9 1.1 
13.4 4.6 8.8 1.1 
16.8 4.4 12.4 1.0 
20.2 4.3 15.9 1.0 
TABLEV 
A COMPARISON OF SPICE LEVEL 2, LEVEL 1 EVALUATED 
RESISTANCES AND THE MODEL RESISTANCE OF AN 
MOS TRANSISTOR WITH W/L = 5/10 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=5/10 
Rspc2 Rspc2 - Rspcl Rspcl Rmod -Rspcl 
(KO) (KO) (KO) (KO) 
15.7 5.4 10.3 2.3 
15.8 5.4 10.4 2.3 
15.8 5.4 10.4 2.3 
16.1 5.4 10.7 2.3 
16.4 5.4 11.0 2.3 
19.3 5.4 13.9 2.3 
22.8 5.3 17.5 2.3 











































A COMPARISON OF .1RsPf2• .1RsncJ AND .1.Rmod OF AN 
NMOS TRANSISTOR WITH w IL= 8/3 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=8/3 
.1Rspc2 .1Rspcl .1Rmod 
(KQ) (KQ) (KQ) 
- - -
0.0 0.0 0.0 
0.0 0.0 0.0 
0.3 0.3 0.3 
0.6 0.6 0.7 
3.2 3.5 3.5 
6.5 6.9 6.8 
9.7 9.9 9.9 
TABLE VII 
A COMP ARIS ON OF .1R811~i._, L\R§P¥l AND .1.Rmod OF AN 
NMOS TRANSISTOR w 1TH w /L = 16/3 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=16/3 
.1Rspc2 .1Rspcl .1Rmod 
(KQ) (KQ) (Kn) 
- - -
0.0 0.0 0.0 
0.1 0.1 0.1 
0.3 0.3 0.3 
0.7 0.7 0.7 
3.3 3.4 3.4 
6.4 6.3 6.4 























A COMPARISON OF LiRsru;2• LiRSJlCJ AND LiRmod OF AN 
NMOS TRANSISTOR WITH w IL= 5/5 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=5/5 
~spc2 ~Rspcl ~mod 
(KQ) (K.Q) (KQ) 
- - -
0.1 0.1 0.0 
0.1 0.1 0.1 
0.4 0.4 0.3 
0.7 0.7 0.7 
3.4 3.6 3.6 
6.8 7.2 7.1 
10.2 10.7 10.6 
TABLE IX 
A COMPARISON OF LiRs~Z: LiR~pcI AND LiRmod OF AN 
NMOS TRANSISTOR w !TH W/L = 5/10 (µm/µm) 
M72M SPICE parameter CL= lpf W/L=5/10 
~spc2 ~spcl ~Rrnod 
(K.Q) (K.Q) (KQ) 
- - -
0.1 0.1 0.1 
0.1 0.1 0.1 
0.4 0.3 0.4 
0.7 0.7 0.7 
3.6 3.6 3.6 
7.1 7.2 7.2 
10.6 10.8 10.8 
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Rquasi = Reff + dRmod (T). 
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(3-1) 
Where Reff is the effective resistance, Reff= Rspc2 when T=O. dRm00(T) is the 
incremental resistance calculated using our model. 
To insure our model's generality, variant SPICE decks have been used for the 
SPICE evaluations and our model calculation. All results came out consistently. 
TABLE X through TABLE XIII show the results using two different SPICE 
decks.* 
2. Positive and Negative Delay 
Three cases of delay must be considered in RC delay calculation. The circuit 
in Figure 3-1 is used to specify these cases. In the circuit, CL is set to V dd ini-
tially, and Vin is a ramp input voltage with the slope l{f. The first case is that the 
terminal voltage V c drops down to the logic threshold voltage, V dd/2, beyond the 
ramp input time T as shown in Figure 3-2(a). In the analog analysis, the delay is 
defined as 't - T /2. In the event driven simulation, the current time is T, and the 
next event is scheduled to happen with a time delay Rquasi *CL. The second case is 
that the terminal voltage V c drops down to V dd/2 at the time range T /2 < 't ~ T as 
presented in Figure 3-2(b). In the analog analysis, the delay is 't -T/2. In the 
even driven simulation, the current time is T. The next event can not be scheduled 
in backward in the time wheel, so it is scheduled with a zero time delay. Shoji 
named two types of delay as positive delay [20] because the output node switchs 
its logic level after the input voltage crosses the logic threshold voltage. At last, 
the terminal voltage V d reaches V dd/2 in the time V th < 't < T /2 as displayed in 
Figure 3-2(c). In the analog analysis, this delay is 't -T/2 which is less than zero. 
*All SPICE decks used in our work are from MOSIS and are listed in Appendix B. 
TABLEX 
A COMPARISON OF TWO DIFFERENT SPICE DECK EVALUATED 
RESULTS OF AN NMOS TRANSISTOR WITH W /L = 8/3 (µm/µm) 
Level 2 CL= l.Opf W/L= 8/3 
M72M parameter M61R parameter 
T Rspc2 LlRspc2 Rmod LlRmod Rspc2 .!\Rspc2 Rmod LlRmod 
(ns) (KO) (KO) (Kn) (KO) (Kn) (KO) (KO) (Kn) 
0.01 5.0 - 2.4 - 3.4 - 2.2 -
0.05 5.0 0.0 2.4 0.0 3.5 0.1 2.3 0.1 
0.1 5.0 0.0 2.4 0.0 3.5 0.1 2.3 0.1 
0.5 5.3 0.3 2.7 0.3 3.8 0.4 2.6 0.4 
1.0 5.6 0.6 3.1 0.7 4.1 0.7 2.9 0.7 
5.0 8.2 3.2 5.9 3.5 6.8 3.4 5.7 3.5 
10.0 11.5 6.5 9.2 6.8 10.2 6.8 8.9 6.7 
15.0 14.7 9.7 12.3 9.9 13.5 10.1 11.9 9.7 
TABLE XI 
A COMPARISON OF TWO DIFFERENT SPICE DECK EVALUATED 
RESULTS OF AN NMOS TRANSISTOR WITH W/L = 16/3 (µm/µm) 
Level2 CL= 1.0pf W/L= 16/3 
M72M parameter M61R parameter 
T Rspc2 LlRspc2 Rmod LlRmod Rspc2 .!\Rspc2 Rmod LlRmod 
(ns) (KO) (KO) (Kn) (KO) (Kn) (KO) (KO) (Kn) 
0.01 2.5 - 1.2 - 1.8 - 1.1 -
0.05 2.5 0.0 1.2 0.0 1.8 0.0 1.1 0.0 
0.1 2.6 0.1 1.3 0.1 1.8 0.0 1.2 0.1 
0.5 2.8 0.3 1.5 0.3 2.1 0.3 1.5 0.4 
1.0 3.2 0.7 1.9 0.7 2.4 0.6 1.8 0.7 
5.0 5.8 3.3 4.6 3.4 5.2 3.4 4.5 3.4 
10.0 8.9 6.4 7.6 6.4 8.3 6.5 7.4 6.3 
15.0 11.7 9.2 10.4 9.2 11.0 9.2 10.0 8.9 
38 
TABLE XII 
A COMP ARIS ON OF TWO DIFFERENT SPICE DECK EVALUATED 
RESULTS OF AN NMOS TRANSISTOR WITH W /L = 5/5 (µm/µm) 
Level 2 CL= 1.0pf W/L=5/5 
M72M parameter M61R parameter 
T Rspc2 L\Rspc2 Rmod L\Rmod Rspc2 L\Rspc2 Rmod L\Rmod 
(ns) (KO) (KO) (Kn) (KO) (Kn) (KO) (KO) (Kn) 
0.01 10.0 - 6.3 - 7.9 - 5.9 -
0.05 10.1 0.1 6.3 0.0 7.9 0.0 5.9 0.0 
0.1 10.1 0.1 6.4 0.1 8.0 0.1 6.0 0.1 
0.5 10.4 0.4 6.6 0.3 8.2 0.3 6.3 0.4 
1.0 10.7 0.7 7.0 0.7 8.6 0.7 6.6 0.7 
5.0 13.4 3.4 9.9 3.6 11.4 3.5 9.5 3.6 
10.0 16.8 6.8 13.4 7.1 14.9 7.0 13.0 7.1 
15.0 20.2 10.2 16.9 10.6 18.4 10.5 16.3 10.4 
TABLE XIII 
A COMPARISON OF TWO DIFFERENT SPICE DECK EVALUATED 
RESULTS OF AN NMOS TRANSISTOR WITH W/L = 5/10 (µm/µm) 
Level 2 CL= 1.0pf W/L= 10/5 
M72M parameter M61R parameter 
T Rspc2 L\Rspc2 Rmod L\Rmod Rspc2 L\Rspc2 Rmoo L\Rmod 
(ns) (KO) (KO) (Kn) (KO) (Kn) (Kn) (KO) (Kn) 
0.01 5.7 - 12.6 - 14.7 - 11.9 -
0.05 15.8 0.1 12.7 0.1 14.7 0.0 11.9 0.0 
0.1 15.8 0.1 12.7 0.1 14.7 0.0 11.9 0.0 
0.5 16.1 0.4 13.0 0.4 15.0 0.3 12.2 0.3 
1.0 16.4 0.7 13.3 0.7 15.3 0.6 12.6 0.7 
5.0 19.3 3.6 16.2 3.6 18.2 3.5 15.4 3.5 
10.0 22.8 7.1 19.8 7.2 21.7 7.0 19.0 7.1 
15.0 26.3 10.6 23.4 10.8 25.3 10.6 22.5 10.6 
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In the event driven simulation, the current time is T. The next event is scheduled 
with a zero time delay. Shoji named this type delay as a negative delay [20] since 
the output node switchs its logic level before the input voltage crosses the logic 
threshold voltage. 
The three cases described above form the backbone of the event driven RC 





Figure 3-1. The circuit used to specify three different delay cases 
3. New Event Driven RC Delay Algorithm 
Terman has mentioned that "from a practical viewpoint, the success of RSIM 
depends to a large degree on the choice of the modeling resistance for each 
transistor." [06]. Using RSIM as a platform for event driven RC delay simulation, 
our model has been inserted into RSIM to simulate several test logic circuits. The 
algorithm used to estimate the event delay is: 
if Vin== INPUT 
event delay = Reff*C1oad; 
else if Rquasi*C1oad ~previous event delay 
current event delay = 0; 
else current event delay = Rquasi*Czoad· 
The same circuit shown in Figure 1-7 is used to demonstrate our RC time 
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Figure 3-2(a). First delay case where 't > T 
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t 
variation. As a contrast, the waveforms presented in Figure 1-10 now have ramp 
shapes in our RC time variation as shown in Figure 3-3. 
Again, node A is set to logic level 1 by a user. This stepped logic level transi-
tion causes the transistor M 1 to turn off and the the transistor M2 to tum on. An 
effective resistance R2 is used to model the transistor M2 in the switch-resistor 
model as shown in Figure 1-8. The effective resistance is used in the first stage 
analysis because event #1 is a step logic transition occurring at node A, and it is 
more properly to use the effective resistance to model the transistor M2. 
Event #1: Node A is set to 1 by a user. This change is a stepped logic level 
transition. The simulator recalculates all stages affected by A, in this case, 
only the stage containing node B. 
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Delay defined in event driven algorithm 
Figure 3-2(b). Second delay case where T/2 < 't = T 
The logic level at node Bis pulled down by the transistor M1, which causes event 
#2 to happen. The event delay time between event #1 and #2 is t12. 
t12 =R2(C1+C2). Event #2 is a ramped logic level transition at node B. The 
ramp time is equal to t12. 
Event #2: Node B changes level from 1 to 0, causing the stage containing C 
to be analyzed. The change is a ramped logic transition. 
t12 = Reff2 * (C1 + C2). 
The logic level 0 occurring at node B turns the transistor M3 on and the transistor 
~ off. Then the logic level at node C is pulled up by the transistor M3. See Fig-
ure 1-9. At this point, the quasi-static resistance Rquasi3 is used to model the 
transistor M3 because M3 is affected by the ramp logic level change. The logic 
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transition at node C causes to event #3 to occur. Event #3 lags behind event #2 by 
the delay time t13. t13 =Rquasi3*(C3+C4). If Rquasi3 =0, the delay time t13 =0 
which means that events #2 and #3 occur at same time. 
Event #3: Node C changes level from 0 to 1, causing the stage containing D 
to be analyzed. The change is a ramped logic transition. 
t13 = Rquasi3 *(C3 + C4). 
Similarly for the event #4 and event #5: 
Event #4: Node D changes level from 1 to 0, causing the stage containing E 
to be analyzed. The change is a ramped logic transition. 
t34 = Rquasi6 * (Cs + C6). 
Event #5: Node Eis set to 1. Node E does not affect any stages, so no more 
events are added to the event list. 145 = Rquasi7 * C7. 
After event #5, there are no more stages affected by the transition at node E. The 
network is said to have settled. 
To all CMOS pass transistors, if linear ramp logic transitions are applied on 
their gates, they behave the same way. 
CHAPTER IV 
TEST RESULTS 
Four typical logic circuits have been simulated by SPICE, the quasi-static 
resistance model, and RSIM. These logic circuits are an NAND gate, an NOR 
gate, a 3X2 PLA and a ring oscillator. Also, RSIM is used as a platform to test the 
quasi-static resistance model. 
1. NAND Gate 
A CMOS three-input NAND gate has been simulated. In a CMOS NAND 
gate, all p-type transistors are tied in parallel, and all n-type transistors are tied in 
series. Figure 4-1 is the logic diagram for the simulated three-input NAND gate. 
Three inverters are used to generate ramp inputs for the NAND gate. Inputs for 
inverters are set by a user and are assumed to be step inputs. The size for the n-
type transistors is W=5µm and L=5µm, and the size for the p-type transistors is 
W = 1 Oµm and L = 5µm. Simulating the NAND gate is to examine the result of 
modeling series n-type transistors using the quasi-static resistance. In the simula-
tion algorithm, the transistor, which is the last one turned on in the series, is 
modeled by the quasi-static resistance. In other words, the gate voltage variation 
effects the last turned on transistor only. Since there is no current flow through 
other transistors before the last transistor is turned on, the voltage variation on the 
other transistor gates is regardless. These transistors are modeled by effective 
resistances. The test results are listed in TABLE XIIII. The quasi-static resistance 







Fifure 4-1. The logic diagram for the simulated CMOS three-input 
N ND gate 
TABLEXIIII 
THE TEST RESULT TABLE FOE A CMOS 
THREE-INPUT NAND 
SPICE Rquasi model error 
inputs output delay delay 
(ns) (ns) (%) 
000 0 - - -
001 1 4.85 5.01 +3 
000 0 10.77 10.97 +2 
010 1 4.95 5.01 +1 
000 0 10.91 10.97 +O 
001 1 5.03 5.01 -0 
000 0 10.96 10.97 +O 





















A three-input CMOS NOR gate is simulated too. The CMOS NOR gate's 
structure is the complement of the CMOS NAND gate's. Three p-type transistors 
are tied in series, and three n-type transistors are tied in parallel. Figure 4-2 is the 
logic diagram of the simulated NOR gate circuit. As same as the NAND gate, 
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three inverters are used to generate ramp inputs for the NOR gate. To obtain dif-
ferent slope ramp inputs, three different CLs are attached at the outputs of the 
inverters. The size for the p-type transistors is W = lOµm and L= Sµm, and the 
size for then-type transistors is W=Sµm and L=Sµm. Similarly, simulating the 
NOR gate is to examine the result of modeling series p-type transistors using the 
quasi-static resistance model. The result is listed in TABLE XV. For some critical 
pathes, the quasi-static resistance model underestimates delay time up to 12%. If 
the pair-effect is incorporated in the quasi-static resistance model, this kind of 
error will be improved. On the other hand, RSIM has a worse case of 22% 
underestimated delay time. 






Fi5ure 4-2. The logic diagram of the simulated CMOS three-input 
N R gate 
3. 3X2 PLA 
The 3X2 PLA is generated by PLAC [21]. It is a static CMOS PLA. All 
pull-up transistors are p-type transistors and remain on state all the time. These 
transistors can not be modeled by the quasi-static resistance model. All pull-down 
transistors are n-type transistors. They are modeled by the quasi-static resistance 










THE TEST RESULT TABLE FOR A CMOS 
THREE-INPUT NOR GA TE 
SPICE Rquasi model error 
output delay delay 
(ns) (ns) (%) 
1 - - -
0 4.92 4.31 -12 
1 8.55 8.49 -1 
0 4.47 3.90 -12 
1 8.55 8.12 -1 
0 4.00 3.54 -11 












only. This simulation examines the quasi-static resistance modeling NOR gate 
properly. Also, it examines the algorithm how to handle the fast and slow delay 
cases. The simulation result is listed in TABLE XVI. The quasi-static resistance 
model has a worse case of 33% underestimated delay time. To investigate the 
cause of the underestimated delay time, hand debugging was used to trace the 
simulation process. The debugging showed that RSIM program, which we used it 
as a platform, could not execute the new event driven algorithm properly. Some 
of RSIM's subroutines need to be modified to use the quasi-static resistance 
model. 
4. Ring Oscillator 
A ring oscillator frequency measurement was a gate delay test experiment in 
which we are most interested. A ring oscillator is a sequential automaton and its 
frequency measurement is often used to determine gate delay of CMOS circuits. 
It is composed by N stages of cascaded CMOS inverters. Each inverter is 




















THE TEST RESULT TABLE FOR 
A CMOS 3X2 PLA 
OUTPUT-I 
SPICE Rquasi model error 
delay delay 
(ns) (ns) (%) 
- - -
22.8 15.3 -33 
26.4 26.6 +1 
22.7 15.3 -33 
25.1 23.0 -8 
22.7 15.3 -33 
26.4 26.6 +1 
22.6 15.3 -32 
TABLEXVI-B 
THE TEST RESULT TABLE OF 
A3X2PLA 
OUTPUT-2 
SPICE Rquasi model error 
delay delay 
(ns) (ns) (%) 
- - -
30.4 30.2 0 
26.9 20.4 -24 
30.26 30.2 0 
28.1 20.4 -27 
30.7 30.2 -2 
26.9 20.4 -24 
























the ring oscillator have same pull-up time and pull-down time. N, the number of 
inverters, must be an odd number to keep a ring oscillator being unstable in state. 
The frequency of a ring oscillator is given by 4.1 [20]. 
~~l~[);J 
cLT cLT cLT cLI c1:I 
Figure 4-3. The logic diagram of a five-stage ring oscillator 
TABLE XVII 
THE FREQUENCY COMPARISON OF A 


















+59 1.38 +38 
+47 1.47 +47 
+41 1.47 +47 
+33 1.45 +45 
(4.1) 
Parameters gm, C and N are transistor conductance, the load resistance and the 
number of the stages. Those parameters determine the frequency of a ring oscilla-
tor. The period of oscillation is proportional to the number of cascaded stages. If 
the period of oscillation is divided by N, the pair delay of a gate (sum of pull-up 
and pull-down delays) is determined. In our test experiment, a five-stage ring 
oscillator was used. In the ring oscillator, the size of the n-type transistor is 
W=5µm and L=5µm; the size of the p-type transistor is W=lOµm and L=5µm. 
The logic diagram is shown in Figure 4-3. CLs are loaded capacitances. The 
SPICE simulated oscillation frequency is normalized to 1. The quasi-static resis-
tance model and RSIM simulated oscillation frequencies, being the ratios of the 
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SPICE simulated oscillation frequency, are listed in TABLE XVII. As shown in 
the table, the model overestimates the oscillation frequency quite a bit. This is 
because the same RSIM program problem happens here as happened in the 3X2 
PLA. 
Through all the test experiments, the quasi-static resistance model maps MOS 
transistors well in the dynamic simulation. But the algorithm exposes the shortage 
in simulating some critical delay pathes. 
CHAPTERV 
SUMMARY 
RC switch-level model has been successfully used for the MOS digital circuit 
time verification. In this model, MOS transistors are mapped by equivalent resis-
tances. An accurate resistance leads to a better time verification result. Our resis-
tance model is mathematically derived from the MOS transistor's de characteristic 
equations. The model includes both system and local parameters. The integral of 
dV ds /Icts predicts the model's resistance value. The resistance is dynamically 
evaluated, and it includes the effects of variations in input rise and fall time on the 
gate delay. 
The quasi-static resistance is defined as Rquasi =Reff+ LiRmoct(T). Reff is 
defined by the experiment of the single transistor charging/discharging its load 
capacitor. The value is evaluated by the SPICE level 2 simulation in our case. 
LiRmod (T) is the incremental resistance associated with the ramp input slope l{f 
and the load capacitance CL. The value is calculated using our model. The MOS 
transistor's system parameter variation is modeled in the SPICE level 2 evalua-
tion. Our model reflects the variation inµ, Yth• lox, W, and L. Also, it reflects the 
local parameter variation. Therefore, the quasi-static resistance reflects both sys-
tem and local parameter variations. 
As the advantage of using the quasi-static resistance, the time verification 
result includes the effects of input rise and fall time on the gate delay. Further-
more, users need not predefine all possible resistance values for simulating a logic 
circuit. Only a circuit independent effective resistance look-up-table is required. 
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Moreover, the event driven algorithm using the quasi-static resistance takes care 
of both slow and fast delay cases. In the slow delay case, the next event is 
scheduled to happen with a RC time delay, where R is the quasi-static resistance. 
On the other hand, the next event is scheduled with a zero time delay in the fast 
delay case. The algorithm may be applicable for critical path searching and 
transistor sizing. Also, it may be used for estimating RC time delay in a bound 
limit. 
Further research work can be extensively done in improving the resistance 
model and the estimation of RC time delay. For doing this, other MOS 
transistor's charge models may be chosen for evaluating quasi-static resistance. 
The p-/n-channel transistor pair effect may be included in the model. The algo-
rithm can be more improved. In the slow delay case, if a certain Rquasi C value 
replaces a zero for the next stage input, a better result may be obtained. Therefore, 
a more accurate dynamic resistance model with its various applications can be 
built in the near future. 
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T(ns) Rspc2(KO) .1Rspc2 (KO) Rm00(KO) .1Rm00(KO) 
0.01 11.0 - 4.8 -
0.05 11.0 0.0 5.1 0.3 
0.1 12.0 1.0 5.5 0.7 
0.5 14.0 3.0 8.4 3.6 
1.0 17.0 6.0 11.9 7.1 
5.0 43.0 32.0 36.0 31.2 
10.0 68.0 57.0 62.0 57.2 




T(ns) Rspc2(KO) .1Rspc2 (KO) Rmoo(KO) .1Rmoo(KO) 
0.01 24.0 - 20.0 -
0.05 25.0 1.0 20.3 0.3 
0.1 25.0 1.0 20.6 0.6 
0.5 28.0 4.0 23.5 3.5 
1.0 31.0 7.0 27.1 7.1 
5.0 60.0 36.0 55.1 35.8 
10.0 95.0 71.0 86.8 66.8 




T(ns) Rspc2(KO) .1Rspc2 (KO) Rm00(KO) .1Rm00(KO) 
0.01 6.0 - 2.5 -
0.05 6.0 0.0 2.8 0.3 
0.1 6.0 0.0 3.1 0.6 
0.5 9.0 3.0 6.0 3.5 
1.0 12.0 6.0 9.3 6.8 
5.0 34.0 28.0 31.0 28.5 
10.0 55.0 49.0 54.1 51.6 





T(ns) Rspc2(KQ) L\Rspc2 (KQ) Rmoo(KQ) L\Rm00(KQ) 
0.01 3.0 - 1.3 -
0.05 3.0 0.0 1.6 0.3 
0.1 4.0 1.0 2.0 0.7 
0.5 6.0 3.0 4.7 3.4 
1.0 10.0 7.0 7.6 6.3 
5.0 28.0 25.0 27.1 25.8 
10.0 46.0 43.0 47.2 45.9 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) L\Rmoo(KQ) 
0.01 11.0 - 6.5 -
0.05 11.0 0.0 6.8 0.3 
0.1 11.0 0.0 7.2 0.7 
0.5 14.0 3.0 10.0 3.5 
1.0 18.0 7.0 13.6 7.1 
5.0 44.0 33.0 38.7 32.2 
10.0 72.0 61.0 65.6 59.1 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) L\Rmoo(KQ) 
0.01 17.0 - 13.4 -
0.05 17.0 0.0 13.7 0.3 
0.1 18.0 1.0 14.0 0.6 
0.5 20.0 3.0 16.9 3.5 
1.0 24.0 7.0 20.5 7.1 
5.0 52.0 35.0 47.5 34.1 
10.0 84.0 67.0 77.6 64.2 





T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmoo(KQ) ~Rm00(KQ) 
0.01 6.0 - 3.4 -
0.05 6.0 0.0 3.7 0.3 
0.1 6.0 0.0 4.0 0.6 
0.5 9.0 3.0 6.9 3.5 
1.0 12.0 6.0 10.3 6.9 
5.0 36.0 30.0 32.8 29.2 
10.0 59.0 53.0 57.3 53.9 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rm00(KQ) ~Rmoo(KQ) 
0.01 9.0 - 7.1 -
0.05 9.0 0.0 7.4 0.3 
0.1 9.0 0.0 7.7 0.6 
0.5 12.0 3.0 10.6 3.5 
1.0 16.0 7.0 14.2 7.1 
5.0 42.0 33.0 39.0 31.9 
10.0 70.0 61.0 65.7 58.6 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmod(KQ) ~Rmod(KQ) 
0.01 8.0 - 8.3 -
0.05 9.0 1.0 8.6 0.3 
0.1 9.0 1.0 8.9 0.6 
0.5 12.0 4.0 11.8 3.5 
1.0 15.0 7.0 15.4 7.1 
5.0 42.0 34.0 39.6 31.3 
10.0 70.0 62.0 65.7 57.4 






T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rmod(KQ) L\Rmod(KQ) 
0.01 15.0 - 20.4 -
0.05 16.0 1.0 20.7 0.3 
0.1 16.0 1.0 21.0 0.6 
0.5 19.0 4.0 23.9 3.5 
1.0 23.0 8.0 27.5 7.1 
5.0 51.0 36.0 53.6 33.2 
10.0 88.0 73.0 81.2 60.8 




T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rmod(KQ) L\Rmod(KQ) 
0.01 5.0 - 5.1 -
0.05 5.0 0.0 5.4 0.3 
0.1 5.0 0.0 5.8 0.7 
0.5 8.0 3.0 8.7 3.6 
1.0 12.0 7.0 11.9 6.8 
5.0 35.0 30.0 32.9 29.8 
10.0 59.0 54.0 57.3 52.2 




T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rmod(KQ) L\Rmod(KQ) 
0.01 9.0 - 14.1 -
0.05 9.0 0.0 14.4 0.3 
0.1 9.0 0.0 14.7 0.6 
0.5 12.0 3.0 17.6 3.5 
1.0 15.0 6.0 21.5 7.4 
5.0 45.0 36.0 42.6 28.5 
10.0 70.0 61.0 65.7 51.6 





T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rmoo(KQ) .1Rmoo(KQ) 
0.01 2.0 - 25.3 -
0.05 3.0 1.0 25.6 0.3 
0.1 3.0 1.0 25.9 0.6 
0.5 6.0 4.0 28.8 3.5 
1.0 10.0 8.0 33.1 7.8 
5.0 28.0 26.0 48.3 23.0 
10.0 46.0 44.0 66.2 40.9 




T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rmod(KQ) .1Rmoo(KQ) 
0.01 4.0 - 88.4 -
0.05 5.0 1.0 88.7 0.3 
0.1 5.0 1.0 89.0 0.6 
0.5 8.0 4.0 91.9 3.5 
1.0 12.0 8.0 95.5 7.1 
5.0 34.0 30.0 112.1 23.7 
10.0 56.0 52.0 116.0 27.6 




T(ns) Rspc2(KQ) .1Rspc2 (KQ) Rm00(KQ) .1Rmoo(KQ) 
0.01 3.0 - 22.1 -
0.05 3.0 0.0 22.4 0.3 
0.1 4.0 1.0 22.8 0.7 
0.5 8.0 5.0 26.4 4.3 
1.0 10.0 7.0 27.9 5.8 
5.0 28.0 25.0 33.4 11.3 
10.0 46.0 43.0 57.3 35.2 





T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 5.0 - 82.1 -
0.05 5.0 0.0 82.4 0.3 
0.1 6.0 1.0 82.7 0.6 
0.5 9.0 4.0 85.6 3.5 
1.0 22.0 17.0 92.1 10.0 
5.0 35.0 30.0 77.4 -4.7 
10.0 56.0 51.0 67.9 -14.2 





T(ns) Rspc2(KQ) LiR8pc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 10.2 - 4.7 -
0.05 10.2 0.0 4.8 0.1 
0.1 10.2 0.0 4.9 0.2 
0.5 10.8 0.6 5.4 0.7 
1.0 11.4 1.2 6.1 1.4 
5.0 16.8 6.6 11.8 7.1 
10.0 23.2 13.0 18.4 13.7 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 23.2 - 19.0 -
0.05 23.4 0.2 19.1 0.1 
0.1 23.4 0.2 19.2 0.2 
0.5 24.0 0.8 19.7 0.7 
1.0 24.8 1.6 20.5 1.5 
5.0 30.4 7.2 26.2 7.2 
10.0 37.4 14.2 33.4 14.4 





T(ns) Rspc2(KQ) dRspc2 (KQ) Rmoo(KQ) i\Rmoo(KQ) 
0.01 5.0 - 2.4 -
0.05 5.2 0.2 2.4 0.0 
0.1 5.2 0.2 2.5 0.1 
0.5 5.6 0.6 3.1 0.7 
1.0 6.4 1.4 3.8 1.4 
5.0 11.6 6.6 9.2 6.8 
10.0 17.8 12.8 15.2 12.8 




T(ns) Rspc2(KQ) .1.Rspc2 (KQ) Rmoo(KQ) i\Rmoo(Kn) 
0.01 2.6 - 1.2 -
0.05 2.6 0.0 1.3 0.1 
0.1 2.8 0.2 1.3 0.1 
0.5 3.2 0.6 1.9 0.7 
1.0 3.8 1.2 2.6 1.4 
5.0 9.0 6.4 7.6 6.4 
10.0 14.2 11.6 13.0 11.8 




T(ns) Rspc2(KQ) i\Rspc2 (KQ) Rmoo(KQ) i\Rm00(KQ) 
0.01 10.2 - 6.3 -
0.05 10.2 0.0 6.4 0.1 
0.1 10.2 0.0 6.5 0.2 
0.5 10.8 0.6 7.0 0.7 
1.0 11.4 1.2 7.7 1.4 
5.0 17.0 6.8 13.5 7.2 
10.0 23.8 13.6 20.3 14.0 





T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmoo(KQ) ~Rmod(KQ) 
0.01 15.8 - 12.7 -
0.05 16.0 0.2 12.8 0.1 
0.1 16.0 0.2 12.8 0.1 
0.5 16.6 0.6 13.4 0.7 
1.0 17.2 1.4 14.1 1.4 
5.0 22.8 7.0 19.9 7.2 
10.0 30.0 14.2 27.0 14.3 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmoo(KQ) ~Rmoo(KQ) 
0.01 5.0 - 3.2 -
0.05 5.0 0.0 3.2 0.0 
0.1 5.2 0.2 3.3 0.1 
0.5 5.6 0.6 3.9 0.7 
1.0 6.4 1.4 4.6 1.4 
5.0 11.8 6.8 10.1 6.9 
10.0 18.4 13.4 16.4 13.2 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmoo(KQ) ~Rmoo(KQ) 
0.01 7.8 - 6.4 -
0.05 7.8 0.0 6.5 0.1 
0.1 7.8 0.0 6.6 0.2 
0.5 8.4 0.6 7.1 0.7 
1.0 9.2 1.4 7.9 1.5 
5.0 14.8 7.0 13.6 7.2 
10.0 21.8 14.0 20.4 14.0 





T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmoo(KQ) ~Rmoo(KQ) 
0.01 7.2 - 6.7 -
0.05 7.2 0.0 6.7 0.0 
0.1 7.4 0.2 6.8 0.1 
0.5 7.8 0.6 7.4 0.7 
1.0 8.6 1.4 8.1 1.4 
5.0 14.2 7.0 13.8 7.1 
10.0 21.4 14.2 20.6 13.9 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmod(KQ) ~Rmoo(KQ) 
0.01 13.6 - 14.1 -
0.05 13.4 -0.2 14.2 0.1 
0.1 13.6 0.0 14.2 0.1 
0.5 14.2 0.6 14.8 0.7 
1.0 15.0 1.4 15.5 1.4 
5.0 20.6 7.0 21.3 7.2 
10.0 27.8 14.2 28.4 14.3 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rm00(KQ) ~Rm00(KQ) 
0.01 3.8 - 3.5 -
0.05 3.8 0.0 3.6 0.1 
0.1 3.8 0.0 3.7 0.2 
0.5 4.4 0.6 4.2 0.7 
1.0 5.0 1.2 5.0 1.5 
5.0 10.8 7.0 10.5 7.0 
10.0 17.6 13.8 16.6 13.1 





T(ns) Rspc2(K.Q) .1Rspc2 (K.Q) Rmod(K.Q) ~Rm00(K.Q) 
0.01 7.2 - 7.8 -
0.05 7.0 -0.2 7.9 0.1 
0.1 7.0 -0.2 8.0 0.2 
0.5 7.6 0.4 8.5 0.7 
1.0 8.2 1.0 9.3 1.5 
5.0 14.0 6.8 15.0 7.2 
10.0 21.2 14.0 21.7 13.9 




T(ns) Rspc2(K.Q) ~Rspc2(K.Q) Rm00(K.Q) ~Rm00(K.Q) 
0.01 6.8 - 10.1 -
0.05 7.0 0.2 10.1 0.0 
0.1 7.0 0.2 10.2 0.1 
0.5 7.6 0.8 10.8 0.7 
1.0 8.4 1.6 11.5 1.4 
5.0 14.4 7.6 17.3 7.2 
10.0 21.6 14.8 23.8 13.7 




T(ns) Rspc2(K.Q) .1Rspc2 (K.Q) Rmoo(K.Q) ~Rm00(K.Q) 
0.01 13.6 - 27.7 -
0.05 13.6 0.0 27.8 0.1 
0.1 13.6 0.0 27.8 0.1 
0.5 14.2 0.6 28.4 0.7 
1.0 15.0 1.4 29.1 1.4 
5.0 22.6 9.0 34.9 7.2 
10.0 29.8 16.2 42.6 14.9 





T(ns) Rspc2(KQ) ARspc2(KQ) Rm00(Kn) ARm00(KQ) 
0.01 3.8 - 6.9 -
0.05 3.8 0.0 7.0 0.1 
0.1 4.0 0.2 7.1 0.2 
0.5 4.4 0.6 7.6 0.7 
1.0 5.2 1.4 8.4 1.5 
5.0 11.4 7.6 13.7 6.8 
10.0 17.8 14.0 18.8 11.9 




T(ns) Rspc2(KQ) ARspc2(KQ) Rmoo(KQ) ARm00(KQ) 
0.01 7.4 - 21.4 -
0.05 7.4 0.0 21.5 0.1 
0.1 7.4 0.0 21.6 0.1 
0.5 8.0 0.6 22.1 0.7 
1.0 8.8 1.4 22.9 1.5 
5.0 14.6 7.2 29.2 7.8 
10.0 23.0 15.6 34.4 13.0 




T(ns) Rspc2(KQ) ARspc2(KQ) Rmoct(KQ) ARm00(KQ) 
0.01 10.1 - 4.7 -
0.05 10.1 0.0 4.7 0.0 
0.1 10.1 0.0 4.8 0.1 
0.5 10.4 0.3 5.1 0.4 
1.0 10.7 0.6 5.4 0.7 
5.0 13.3 3.2 8.3 3.6 
10.0 16.6 6.5 11.8 7.1 







T(ns) Rspc2(KO) L\Rspc2 (KO) Rmoct(KO) L\Rm00(KO) 
0.01 23.2 - 18.9 -
0.05 23.2 0.0 18.9 0.0 
0.1 23.3 0.1 19.0 0.1 
0.5 23.5 0.3 19.3 0.4 
1.0 23.9 0.7 19.6 0.7 
5.0 26.7 3.5 22.5 3.6 
10.0 30.3 7.1 26.1 7.2 




T(ns) Rspc2(KO) L\Rspc2 (Kn) Rmoct(KO) L\Rmoct(KO) 
0.01 5.0 - 2.4 -
0.05 5.0 0.0 2.4 0.0 
0.1 5.0 0.0 2.4 0.0 
0.5 5.3 0.3 2.7 0.3 
1.0 5.6 0.6 3.1 0.7 
5.0 8.2 3.2 5.9 3.5 
10.0 11.5 6.5 9.2 6.8 




T(ns) Rspc2(KO) L\Rspc2 (KO) Rm00(KO) L\Rm00(KO) 
0.01 2.5 - 1.2 -
0.05 2.5 0.0 1.2 0.0 
0.1 2.6 0.1 1.3 0.1 
0.5 2.8 0.3 1.5 0.3 
1.0 3.2 0.7 1.9 0.7 
5.0 5.8 3.3 4.6 3.4 
10.0 8.9 6.4 7.6 6.4 





T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 10.0 - 6.3 -
0.05 10.1 0.1 6.3 0.0 
0.1 10.1 0.1 6.4 0.1 
0.5 10.4 0.4 6.6 0.3 
1.0 10.7 0.7 7.0 0.7 
5.0 13.4 3.4 9.9 3.6 
10.0 16.8 6.8 13.4 7.1 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 15.7 - 12.6 -
0.05 15.8 0.1 12.7 0.1 
0.1 15.8 0.1 12.7 0.1 
0.5 16.1 0.4 13.0 0.4 
1.0 16.4 0.7 13.3 0.7 
5.0 19.3 3.6 16.2 3.6 
10.0 22.8 7.1 19.8 7.2 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmoo(KQ) LiRm00(KQ) 
0.01 4.9 - 3.2 -
0.05 5.0 0.1 3.2 0.0 
0.1 5.0 0.1 3.2 0.0 
0.5 5.3 0.4 3.5 0.3 
1.0 5.6 0.7 3.9 0.7 
5.0 8.3 3.4 6.7 3.5 
10.0 11.7 6.8 10.1 6.9 





T(ns) Rspc2(KO) LlRspc2 (KO) Rmod(KO) LlRmod(KO) 
0.01 7.7 - 6.4 -
0.05 7.7 0.0 6.4 0.0 
0.1 7.7 0.0 6.4 0.0 
0.5 8.0 0.3 6.7 0.3 
1.0 8.3 0.6 7.1 0.7 
5.0 11.2 3.5 9.9 3.5 
10.0 14.7 7.0 13.5 7.1 




T(ns) Rspc2(KO) LlRspc2 (KO) Rmod(KO) LlRm00(KO) 
0.01 7.0 - 6.5 -
0.05 7.0 0.0 6.5 0.0 
0.1 7.1 0.1 6.5 0.0 
0.5 7.3 0.3 6.8 0.3 
1.0 7.7 0.7 7.2 0.7 
5.0 10.5 3.5 10.1 3.6 
10.0 14.1 7.1 13.6 7.1 




T(ns) Rspc2(KO) LlRspc2 (KO) Rmod(KO) LlRm00(KO) 
0.01 13.2 - 13.3 -
0.05 13.3 0.1 13.4 0.1 
0.1 13.3 0.1 13.4 0.1 
0.5 13.6 0.4 13.7 0.4 
1.0 14.0 0.8 14.0 0.7 
5.0 16.8 3.6 16.9 3.6 
10.0 20.4 7.2 20.5 7.2 






T(ns) Rspc2(KQ) LiRspc2 (KQ) Rm00(KQ) LiRm00(KQ) 
0.01 3.6 - 3.3 -
0.05 3.6 0.0 3.4 0.1 
0.1 3.6 0.0 3.4 0.1 
0.5 3.9 0.3 3.7 0.4 
1.0 4.2 0.6 4.0 0.7 
5.0 7.1 3.5 6.9 3.6 
10.0 10.6 7.0 10.3 7.0 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rm00(KQ) LiRm00(KQ) 
0.01 6.6 - 7.1 -
0.05 6.7 0.1 7.1 0.0 
0.1 6.7 0.1 7.1 0.0 
0.5 7.0 0.4 7.4 0.3 
1.0 7.4 0.8 7.8 0.7 
5.0 10.2 3.6 10.6 3.5 
10.0 13.8 7.0 14.2 7.1 




T(ns) Rspc2(KQ) LiRspc2 (KQ) Rmod(KQ) LiRm00(KQ) 
0.01 6.6 - 8.2 -
0.05 6.7 0.1 8.2 0.0 
0.1 6.7 0.1 8.2 0.0 
0.5 7.0 0.4 8.5 0.3 
1.0 7.3 0.7 8.9 0.7 
5.0 10.2 3.6 11.8 3.6 
10.0 13.8 7.2 15.4 7.2 





T(ns) Rspc2(KQ) dRspc2(KQ) Rmoo(KQ) dRm00(KQ) 
0.01 13.1 - 20.1 -
0.05 13.1 0.0 20.2 0.1 
0.1 13.2 0.1 20.2 0.1 
0.5 13.5 0.4 20.5 0.4 
1.0 13.8 0.7 20.8 0.7 
5.0 17.8 4.7 23.7 3.6 
10.0 20.3 7.2 27.3 7.2 




T(ns) Rspc2(KQ) ~Rspc2(KQ) Rmod(KQ) dRm00(KQ) 
0.01 3.5 - 5.0 -
0.05 3.5 0.0 5.1 0.1 
0.1 3.6 0.1 5.1 0.1 
0.5 3.8 0.3 5.4 0.4 
1.0 4.2 0.7 5.7 0.7 
5.0 7.3 3.8 8.7 3.7 
10.0 10.9 7.4 11.9 6.9 




T(ns) Rspc2(KQ) dRspc2(KQ) Rmoo(KQ) dRm00(KQ) 
0.01 6.8 - 13.9 -
0.05 6.9 0.1 13.9 0.0 
0.1 6.9 0.1 13.9 0.0 
0.5 7.2 0.4 14.2 0.3 
1.0 7.6 0.8 14.6 0.7 
5.0 10.4 3.6 17.4 3.5 
10.0 14.1 7.3 21.3 7.4 
15.0 17.7 10.9 24.5 10.6 
S)l;)3CI 3;)IdS ilO .LSI'l 
a: XICIN3ddV 
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M61R SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2.00000 LD=0.462600U 
TOX=488.000E-10 NSUB=l.125000E+16 VT0=0.662329 KP=4.736000E-
05 GAMMA=0.863200 PHI=0.600000 U0=669.320 UEXP=4.154398E-02 
UCRIT=31427.8 DELTA=l.OE-06 VMAX=57839.1 XJ=0.400000U 
LAMBDA=l.829628E-02 NFS=l.037274E+ 12 NEFF=l.OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=l.00000 RSH=19.41 CGS0=3.3E-10 
CGD0=3.3E-10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33 
MODEL CMOSP PMOS LEVEL=2.00000 LD=0.560000U 
TOX=488.000E-10 NSUB=l.894000E+15 VT0=-0.740527 KP=l.837000E-
05 GAMMA=0.354100 PHI=0.600000 U0=259.600 UEXP=0.100882 
UCRIT=14960.3 DELTA=l.OE-06 VMAX=lOOOO.O XJ=0.400000U 
LAMBDA=2.459510E-02 NFS=3.195973E+ 12 NEFF=l.OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=-1.00000 RSH=79.19 CGS0=3.96E-10 
CGD0=3.96E-10 CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33 
M72M SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.255300U TOX=500.000E-10 
NSUB=l.108241E+ 16 VT0=0.753588 KP=4.477000E-05 
GAMMA=0.910100 PHI=0.600000 U0=669.208 UEXP=l.OOlOOOE-03 
UCRIT=l.OOOOOOE+06 DELTA=4.04010 VMAX=22985.4 XJ=0.400000U 
LAMBDA=7.356002E-02 NFS=4.975581E+ 11 NEFF=l .OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=l.00000 RSH=18.9 CGS0=2.12E-10 
CGD0=2.12E-10 CJ=2.773E-04 MJ=0.4479 CJSW=4.53E-10 
MJSW =0.2719PB=O. 7 
MODEL CMOSP PMOS LEVEL=2 LD=0.335150U TOX=500.000E-10 
NSUB=l.880559E+ 15 VT0=-0.762310 
GAMMA=0.374900 PHI=0.600000 U0=256.652 













M72N SPICE PARAMETERS 
CGS0=2.79E-10 
CJSW=4.038E-10 
MODEL CMOSN NMOS LEVEL=2 LD=0.154500U TOX=526.000E-10 
NSUB=l.282623E+16 VT0=0.869800 KP=4.181000E-05 
GAMMA=l.03000 PHI=0.600000 U0=657.461 UEXP=l.OOlOOOE-03 
UCRIT=l.OOOOOOE+06 DELTA=l.06772 VMAX=41989.1 XJ=0.400000U 
LAMBDA=7.268573E-04 NFS=l.338913E+ 12 NEFF=l.OOlOOOE-02 







MODEL CMOSP PMOS LEVEL=2 LD=0.222250U TOX=526.000E-10 
NSUB=l .743034E+ 15 VT0=-0.709473 
GAMMA=0.379700 PHI=0.600000 U0=262.764 




LAMBDA=4.424773E-02 NFS=6.798740E+ 11 NEFF=l.OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=-1.00000 RSH=82.57 CGSO=l.46E-10 
CGD0=1.46E-10 CJ=l.217E-4 MJ=0.4171 CJSW=3.753E-10 
MJSW=0.2042 PB=0.7 
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M72Q SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2.00000 LD=0.308800U 
TOX=560.000E-10 NSUB=2.007836E+16 VT0=0.942848 KP=4.294000E-
05 GAMMA=l.37200 Plll=0.600000 U0=718.876 UEXP=l.OOlOOOE-03 
UCRIT=l.OOOOOOE+06 DELTA=5.46347 VMAX=27561.9 XJ=0.400000U 
LAMBDA=9.000512E-02 NFS=7.832465E+11 NEFF=l .OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=l.00000 RSH=20 CGS0=5.2E-10 CGD0=5.2E-
10 CJ=4.5E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33 
MODEL CMOSP PMOS LEVEL=2.00000 LD=0.160450U 
TOX=560.000E-10 NSUB=3.464315E+15 VT0=-0.776821 KP=l.654000E-
05 GAMMA=0.569900 Plll=0.600000 U0=276.903 UEXP=0.162848 
UCRIT=18521.0 DELTA=l.21786 VMAX=74213.1 XJ=0.400000U 
LAMBDA=3.739351E-02 NFS=l.618943E+ 12 NEFF=l.OOlOOOE-02 
NSS=O.OOOOOOE+OO TPG=-1.00000 RSH=55 CGS0=4E-10 CGD0=4E-10 
CJ=3.6E-4 MJ=0.5 CJSW=6.0E-10 MJSW=0.33 
M73W SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.3355U TOX=425E-10 
NSUB=2.455E+16 VT0=0.9954 KP=4.348E-05 GAMMA=l.108 Plll=0.6 
U0=543.5 UEXP=3.205439E-02 UCRIT=13297.2 DELTA=l.950344E-05 
VMAX=62889.8 XJ=0.4 LAMBDA=7.543926E-03 NFS=2.567312E+12 
NEFF=l.OOlE-02 NSS=O.O TPG=l.0 RSH=28.97 CGD0=3.28E-10 
CGS0=3.28E-10 CJ=3.805E-04 MJ=0.5016 CJSW=5.25E-10 MJSW=0.2911 
PB=0.74 
MODEL CMOSP PMOS LEVEL=2 LD=0.2433U TOX=425E-10 
NSUB=5.366480E+ 15 VT0=-0.855 KP=l.8952E-05 GAMMA=0.518 
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PHI=0.6 U0=236.9 UEXP=l.02358 UCRIT=193182.0 DELTA=3.3814 
VMAX=33990.6 XJ=0.4 LAMBDA=8.48968E-04 NFS=l .OE+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=-1.0 RSH=106.1 CGD0=2.34E-10 
CGS0=2.34E-10 CJ=2.462E-04 MJ=0.5093 CJSW =2. 765E-10 MJSW=0.131 
PB=0.77 
M74Y SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.606U TOX=493E-10 
NSUB=l.528E+16 VT0=0.8531 KP=4.02E-05 GAMMA=l.014 PHI=0.6 
U0=582.9 UEXP=4.155837E-02 UCRIT=72546.9 DELTA=l.OE-06 
VMAX=56103.1 XJ=0.4U LAMBDA=l.829946E-02 NFS=l.037035E+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=l.0 RSH=14.76 CGD0=5.09E-10 
CGS0=5.09E-10 CJ=3.794E-04 MJ=0.4567 CJSW=6.218E-10 
MJSW=0.3175 PB=0.74 
MODEL CMOSP PMOS LEVEL=2 LD=0.5905U TOX=493E-10 
NSUB=l.672015E+ 15 VT0=-0.955075 KP=l.6638E-05 GAMMA=0.3354 
PHI=0.6 U0=241.251 UEXP=l.09559 UCRIT=162059.0 DELTA=0.486241 
VMAX=lOOOOO.O XJ=0.4U LAMBDA=9.497504E-05 NFS=3.116837E+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=-1.0 RSH=31.86 CGD0=4.96E-10 
CGS0=4.96E-10 CJ=l.375E-04 MJ=0.4033 CJSW=5.003E-10 
MJSW=0.2432 PB=0.66 
M74Z SPICE PARAMETERS 
MODEL CMOSN NMOS LEvEL=2 LD=0.3943U TOX=502E-10 
NSUB=l.22416E+16 VT0=0.756 KP=4.224E-05 GAMMA=0.9241 PHI=0.6 
U0=623.661 UEXP=8.328627E-02 UCRIT=54015.0 DELTA=5.218409E-03 
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VMAX=50072.2 XJ=0.4U LAMBDA=2.975321E-02 NFS=4.909947E+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=l.0 RSH=20.37 CGD0=3.1E-10 
CGS0=3.1E-10 CJ=3.205E-04 MJ=0.4579 CJSW=4.62E-10 MJSW=0.2955 
PB=0.7 
MODEL CMOSP PMOS LEVEL=2 LD=0.2875U TOX=502E-10 
NSUB=l.715148E+ 15 VT0=-0.7045 KP=l.686E-05 GAMMA=0.3459 
PHl=0.6 U0=248.933 UEXP=l.02652 UCRIT=182055.0 DELTA=l.OE-06 
VMAX=lOOOOO.O XJ=0.4U LAMBDA=l.25919E-02 NFS=l.OE+12 
NEFF=l.OOlE-02 NSS=0.0 TPG=-1.0 RSH=79.10 CGD0=2.89E-10 
CGS0=2.89E-10 CJ=l.319E-04 MJ=0.4125 CJSW=3.421E-10 MJSW=0.198 
PB=0.66 
M75A SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.3317U TOX=434E-10 
NSUB=2.358802E+16 VT0=0.8706 KP=4.34E-05 GAMMA=l.109 PHl=0.6 
U0=553.988 UEXP=4.15439E-02 UCRIT=157748.0 DELTA=l.OE-06 
VMAX=75850.8 XJ=0.4U LAMBDA=l .829483E-02 NFS=l.036802E+ 12 
NEFF=l.OOlE-02 NSS=0.0 TPG=l.0 RSH=30.08 CGD0=3.78E-10 
CGS0=3.78E-10 CJ=3.838E-04 MJ=0.5017 CJSW=5.304E-10 
MJSW =0.2997 PB=O. 7 4 
MODEL CMOSP PMOS LEVEL=2 LD=0.2651U TOX=434E-10 
NSUB=5.926819E+15 VT0=-0.879441 KP=l.8826E-05 GAMMA=0.5559 
PHl=0.6 U0=240.308 UEXP=l.06435 UCRIT=206582.0 DELTA=0.727743 
VMAX=lOOOOO.O XJ=0.4U LAMBDA=l.OE-06 NFS=3.708259E+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=-1.0 RSH=106.4 CGD0=2.91E-10 
CGS0=2.91E-10 CJ=2.499E-04 MJ=0.4887 CJSW=3.002E-10 
79 
MJSW=0.1373 PB=0.7 
M75D SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.611 lOOU TOX=452.000014E-
10 NSUB=l.42394E+ 16 VT0=0.782883 KP=4.152E-05 GAMMA=0.907 
PHI=0.6 U0=543.5 UEXP=0.198348 UCRIT=133524 DELTA=3.34174 
VMAX=59251.5 XJ=0.400000U LAMBDA=0.0385668 NFS=5.10113E+12 
NEFF=l.001 NSS=O TPG=l.000000 RSH=15.860000 CGD0=4.66843E-10 
CGS0=4.66843E-10 CJ=0.0003897 MJ=0.461700 CJSW=0.000601 
MJSW=0.317500 PB=O. 730000 
MODEL CMOSP PMOS LEVEL=2 LD=0.503450U TOX=535.000028E-10 




VMAX= 1957 4.5 
UCRIT=79352.5 
XJ =0.40000U 
LAMBDA=0.0971642 NFS=2.63666E+12 NEFF=0.01001 NSS=O TPG=-
1.000000 RSH=31.830000 CGD0=3.24937E-10 CGS0=3.24937E-10 
CJ=0.0001419 MJ=0.405300 CJSW=0.0004923 MJSW=0.240200 
PB=0.600000 
M76L SPICE PARAMETERS 
MODEL CMOSN NMOS LEVEL=2 LD=0.6865U TOX=535E-10 
NSUB=2.106653E+16 VTO=l.05499 KP=3.843749E-05 GAMMA=l.318 
PHI=0.6 U0=595.517 UEXP=0.196776UCRIT=l13854. DELTA=0.338246 
VMAX=61223.4 XJ=0.4U LAMBDA=3.182768E-02 NFS=l.136274E+ 12 
NEFF=l.OOlE-02 NSS=O.O TPG=l.0 RSH=12.14 CGD0=4.4308E-10 
CGS0=4.4308E-10 CJ=3.819E-04 MJ=0.4161 CJSW=5.527E-10 
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MJSW =0.3085 PB=O. 73 
MODEL CMOSP PMOS LEVEL=2 LD=0.4564U TOX=535E-10 
NSUB=4.28184E+ 15 VT0=-0.798734 KP=l.4928E-05 GAMMA=0.5887 
PHl=0.6 U0=231.29 UEXP=0.383116 UCRIT=89015.8 DELTA=l.OE-06 
VMAX=51840.0 XJ=0.4U LAMBDA=4.977096E-02 NFS=2.162284E+09 
NEFF=l.OOlE-02 NSS=O.O TPG=-1.0 RSH=38.10 CGD0=2.946E-10 
CGS0=2.946E-10 CJ=2.309E-04 MJ=0.4449 CJSW=3.345E-10 
MJSW=0.1613 PB=0.71 
OOH.L3W NOl.L:l3SHI ~O 300:> WVllDOlld 
:>XION3ddV 
/* Initialize variables before using bisection method.* I 
pretmpval = 0.0; 
tmpval = LARGENUMBER; 
lowt = toff; 
upt = toff; 
/*Newton method*/ 
do { 
pretmpval = tmpval; 
midt = 0.5*(1owt+upt); 
lowval = Value(W,L,T,CL,pt,lowt,toff); 
upval = Value(W,L,T,CL,pt,upt,toff); 
midval = Value(W,L,T,CL,pt,midt,toff); 
if ((lowval<O.O) && (upval<O.O) && (midval<O.O)) 
{ midt = LARGENUMBER; break; } 
if (lowval == 0.0) { midt = lowt; break; } 
if (upval == 0.0) { midt = upt; break; } 
if (midval == 0.0) break; 
if ((lowval<O.O) && (upval>0.0) && (midval<O.O)) 
{ tmpval = midval; lowt = midt; } 
if ((lowval<O.O) && (upval>0.0) && (midval>O.O)) 
{ tmpval = midval; upt = midt; } 
check = tmpval - pretmpval; 
if ( check<O.O) check *= -1.0; 
} while ( check>SMALLNUMBER); 
return (midt); 
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